

What is claimed is:

1. A shielded multi-conductor interconnect bus comprising:

a substrate;

5 a first dielectric layer overlying and supported by at least a portion of said substrate;

a plurality of parallel electrically conductive lines formed on said first dielectric layer;

10 a plurality of parallel electrically conductive walls formed on said first dielectric layer, each said electrically conductive wall including an upper section extending vertically above the level of said electrically conductive lines; and

an electrically conductive shield formed in a spaced relation above said electrically conductive lines and in contact with said upper sections of said electrically conductive walls;

15 wherein said electrically conductive lines and said electrically conductive walls are arranged in pattern wherein one of said electrically conductive walls is located between sets of said electrically conductive lines, each said set of electrically conductive lines including at least one of said electrically conductive lines.

20 2. The interconnect bus of Claim 1 wherein said first dielectric layer is formed on an upper surface of said substrate, and wherein said first dielectric layer includes a plurality of parallel channels formed therein, each said channel extending vertically down into said first dielectric layer to expose the upper surface of said substrate along at least a portion of said channel, each said electrically conductive wall including a
25 lower section formed in one of said channels.

3. The interconnect bus of Claim 2 wherein said substrate is comprised of silicon and said first dielectric layer comprises a dielectric stack deposited on the upper surface of said substrate, said dielectric stack comprising a lower layer of thermal oxide
30 and an upper layer of silicon nitride.

10099724-034502

4. The interconnect bus of Claim 1 further comprising:
a second dielectric layer overlying said electrically conductive lines and said first dielectric layer, said second dielectric layer having a plurality of channels formed therein permitting said upper sections of said electrically conductive walls to extend vertically
5 upward therethrough to contact said electrically conductive shield.

5. The interconnect bus of Claim 4 wherein said second dielectric layer comprises one of silicon dioxide and silicate glass.

10 6. The interconnect bus of Claim 2 wherein said electrically conductive lines and said lower sections of said electrically conductive walls are formed from a first layer of doped polysilicon.

15 7. The interconnect bus of Claim 6 wherein said upper sections of said electrically conductive walls and said electrically conductive shield are formed from a second layer of doped polysilicon.

20 8. The interconnect bus of Claim 7 wherein said second layer of doped polysilicon comprises two separately deposited layers of doped polysilicon.

9. The interconnect bus of Claim 1 wherein each said set of electrically conductive lines includes only one of said electrically conductive lines.

25 10. The interconnect bus of Claim 1 wherein each said set of electrically conductive lines includes two of said electrically conductive lines.

11. The interconnect bus of Claim 1 wherein said electrically conductive walls are laterally spaced from each other by no more than 50 microns.

30 12. The interconnect bus of Claim 1 wherein said electrically conductive walls are laterally spaced from each other by no more than 10 microns.

13. The interconnect bus of Claim 1 further comprising:

at least one electrically conductive line oriented transversely to said parallel electrically conductive lines and connected to at least one of said parallel electrically
5 conductive lines, said transversely oriented electrically conductive line extending outward from a side of said interconnect bus through a break formed in an outer one of said electrically conductive walls.

14. The interconnect bus of Claim 13 wherein said transversely oriented
10 electrically conductive line is shielded by a pair of electrically conductive walls and an electrically conductive shield supported in a spaced relation above said transversely oriented electrically conductive line.

15. The interconnect bus of Claim 14 wherein said electrically conductive
walls and electrically conductive shield shielding said transversely oriented electrically
conductive line are respectively joined to said outer one of said electrically conductive
walls and said shield overlying said parallel electrically conductive lines.

10099724-034502
205760-4226007

16. A method for making a shielded multi-conductor interconnect bus comprising the steps of:

removing portions of a first layer of dielectric material overlying and supported by at least a portion of a substrate to provide a plurality of parallel channels in the first layer of dielectric material;

depositing a first layer of electrically conductive material over the first layer of dielectric material, the first layer of electrically conductive material filling the channels formed in the first layer of dielectric material;

removing strips of the first layer of electrically conductive material to provide a plurality of electrically conductive lines on the first layer of dielectric material extending parallel with the channels formed in the first layer of dielectric material, wherein an upper surface of the first layer of dielectric material is exposed at the bottom of each strip;

depositing a second layer of dielectric material over the first layer of electrically conductive material, wherein the second layer of dielectric material fills the strips removed from the first layer of electrically conductive material;

removing portions of the second layer of dielectric material to provide a plurality of parallel channels in the second layer of dielectric material, the channels in the second layer of dielectric material being located to overlie the filled channels in the first layer of dielectric material and extending downward through the second layer of dielectric material to expose the first layer of electrically conductive material filling the channels in the first layer of dielectric material; and

depositing a second layer of electrically conductive material over the second layer of dielectric material, wherein the second layer of electrically conductive material fills the channels formed in the second layer of dielectric material.

17. The method of Claim 16 wherein in said step of removing portions of a first layer of dielectric material, the substrate is comprised of silicon and the first dielectric layer comprises a dielectric stack layer covering an upper surface of the substrate comprising a lower layer of thermal oxide and an upper layer of silicon nitride.

18. The method of Claim 17 wherein in said step of removing portions of a first layer of dielectric material, sufficient material is removed to provide channels in the first layer of dielectric material that extend vertically downward through the first layer of dielectric material to expose the upper surface of the substrate along at least a portion of each channel.

19. The method of Claim 16 wherein in said steps of removing portions of a first layer of dielectric material and removing strips of the first layer of electrically conductive material, the portions are removed in a manner providing channels and strips arranged in a pattern wherein one of the channels is located between sets of the electrically conductive lines, each set of electrically conductive lines including at least one electrically conductive line.

20. The method of Claim 16 wherein in said step of depositing a second layer of dielectric material, the dielectric material comprises one of silicon dioxide and silicate glass.

21. The method of Claim 16 wherein in said step of depositing a first layer of electrically conductive material, the electrically conductive material comprises doped polysilicon.

22. The method of Claim 16 wherein in said step of depositing a second layer of electrically conductive material, the electrically conductive material comprises doped polysilicon.

23. The method of Claim 16 wherein said step of depositing a second layer of electrically conductive material comprises the steps of:

depositing a lower layer of doped polysilicon;
depositing an intervening layer of sacrificial material;
removing the intervening layer of sacrificial material; and
depositing an upper layer of doped polysilicon.

24. A shielded multi-conductor interconnect bus comprising:
a substrate;

a plurality of electrically conductive lines formed on said substrate, each said electrically conductive line being surrounded by dielectric material along a lengthwise
5 extent of each said electrically conductive line;

an electrically conductive shield overlying and spaced above said electrically conductive lines; and

a plurality of electrically conductive walls formed on said substrate, each said electrically conductive wall being in contact along a lower section thereof with said
10 substrate and along an upper section thereof with said electrically conductive shield;

said electrically conductive lines and said electrically conductive walls being arranged in pattern wherein one of said electrically conductive walls is located between sets of said electrically conductive lines, each said set of electrically conductive lines including at least one of said electrically conductive lines.

25. The interconnect bus of Claim 24 wherein said dielectric material surrounding each said electrically conductive line comprises a lower dielectric stack layer and an upper sacrificial layer.

26. The interconnect bus of Claim 25 wherein said upper sacrificial layer is comprised of one of silicon dioxide and silicate glass.

27. The interconnect bus of Claim 25 wherein said substrate is comprised of silicon and said lower dielectric stack layer comprises a lower layer of thermal oxide and
25 an upper layer of silicon nitride.

28. The interconnect bus of Claim 24 wherein said electrically conductive lines and said lower sections of said electrically conductive walls are formed from a first layer of doped polysilicon.

29. The interconnect bus of Claim 28 wherein said upper sections of said electrically conductive walls and said electrically conductive shield are formed from a second layer of doped polysilicon.

5 30. The interconnect bus of Claim 29 wherein said second layer of doped polysilicon comprises lower and upper layers of doped polysilicon.

31. The interconnect bus of Claim 24 wherein each said set of electrically conductive lines includes only one of said electrically conductive lines.

10

32. The interconnect bus of Claim 24 wherein each said set of electrically conductive lines includes two of said electrically conductive lines.

100997214-034502

33. A shielded electrically conductive line comprising:

a substrate;

a first dielectric layer overlying and supported by at least a portion of said substrate;

5 an electrically conductive line formed on said first dielectric layer;

a pair of parallel electrically conductive walls formed on said first dielectric layer, each said electrically conductive wall being located on an opposing side of said electrically conductive line and including an upper section extending above the level of said electrically conductive line; and

10 an electrically conductive shield formed in a spaced relation above said electrically conductive line and in contact with said upper sections of said electrically conductive walls.

15 34. The shielded electrically conductive line of Claim 33 wherein said first dielectric layer is formed on an upper surface of said substrate, and wherein said first dielectric layer includes a pair of parallel channels formed therein, each said channel extending vertically down into said first dielectric layer to expose the upper surface of said substrate along at least a portion of said channel, each said electrically conductive wall including a lower section formed in one of said channels.

20 35. The shielded electrically conductive line of Claim 34 wherein said substrate is comprised of silicon and said first dielectric layer comprises a dielectric stack deposited on the upper surface of said substrate, said dielectric stack comprising a lower layer of thermal oxide and an upper layer of silicon nitride.

25 36. The shielded electrically conductive line of Claim 33 further comprising:
a second dielectric layer overlying said electrically conductive line and said first dielectric layer, said second dielectric layer having a pair of channels formed therein permitting said upper sections of said electrically conductive walls to extend vertically
30 upward therethrough to contact said electrically conductive shield.

37. The shielded electrically conductive line of Claim 36 wherein said second dielectric layer comprises one of silicon dioxide and silicate glass.

38. The shielded electrically conductive line of Claim 34 wherein said electrically conductive line and said lower sections of said electrically conductive walls are formed from a first layer of doped polysilicon.

39. The shielded electrically conductive line of Claim 38 wherein said upper sections of said electrically conductive walls and said electrically conductive shield are formed from a second layer of doped polysilicon.

40. The shielded electrically conductive line of Claim 39 wherein said second layer of doped polysilicon comprises two separately deposited layers of doped polysilicon.

41. The shielded electrically conductive line of Claim 33 wherein said shielded electrically conductive line is connected to at least one electrically conductive line of a shielded interconnect bus.

10059724-031502